Détail de l'auteur
Auteur Weiwei Chen |
Documents disponibles écrits par cet auteur (1)
Affiner la recherche
Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design / Weiwei Chen
Titre : Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design Type de document : texte imprimé Auteurs : Weiwei Chen, Auteur Editeur : New york : springer Année de publication : 2015 Importance : 145 p. Présentation : ill. Format : 15 x24 cm ISBN/ISSN/EAN : 978-3-319-08753-5 Note générale : Introduction.
The ConcurrenC Model of Computation.
Synchronous Parallel Discrete Event Simulation.
Out-of-order Parallel Discrete Event Simulation.
Optimized Out-of-order Parallel Discrete Event Simulation.
Comparison and Outlook.
Utilizing the Parallel Simulation Infrastructure.
Conclusions.
L'accès complet à la ressource est réservé aux usagers des établissements qui en ont fait l'acquisition.
Nécessite un lecteur de fichier PDFLangues : Anglais (eng) Résumé : This book offers readers a set of new approaches and tools a set of tools and techniques for facing challenges in parallelization with design of embedded systems. It provides an advanced parallel simulation infrastructure for efficient and effective system-level model validation and development so as to build better products in less time. Since parallel discrete event simulation (PDES) has the potential to exploit the underlying parallel computational capability in today¹s multi-core simulation hosts, the author begins by reviewing the parallelization of discrete event simulation, identifying problems and solutions. She then describes out-of-order parallel discrete event simulation (OoO PDES), a novel approach for efficient validation of system-level designs by aggressively exploiting the parallel capabilities of todays¹ multi-core PCs. This approach enables readers to design simulators that can fully exploit the parallel processing capability of the multi-core system to achieve fast speed simulation, without loss of simulation and timing accuracy. Based on this parallel simulation infrastructure, the author further describes automatic approaches that help the designer quickly to narrow down the debugging targets in faulty ESL models with parallelism. Provides an introduction to electronic system-level (ESL) design, along with background on simulation execution semantics for ESL models; Discusses discrete event simulation, along with synchronous and out-of-order parallel discrete simulation approaches, including the underlying data structure, the scheduling algorithm, and the predictive static code analysis technique; Includes guidelines for choosing among different simulation and diagnosis approaches for models with different features; Presents the model analysis approaches to increase the observability for parallel ESL model development Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design [texte imprimé] / Weiwei Chen, Auteur . - New york : springer, 2015 . - 145 p. : ill. ; 15 x24 cm.
ISBN : 978-3-319-08753-5
Introduction.
The ConcurrenC Model of Computation.
Synchronous Parallel Discrete Event Simulation.
Out-of-order Parallel Discrete Event Simulation.
Optimized Out-of-order Parallel Discrete Event Simulation.
Comparison and Outlook.
Utilizing the Parallel Simulation Infrastructure.
Conclusions.
L'accès complet à la ressource est réservé aux usagers des établissements qui en ont fait l'acquisition.
Nécessite un lecteur de fichier PDF
Langues : Anglais (eng)
Résumé : This book offers readers a set of new approaches and tools a set of tools and techniques for facing challenges in parallelization with design of embedded systems. It provides an advanced parallel simulation infrastructure for efficient and effective system-level model validation and development so as to build better products in less time. Since parallel discrete event simulation (PDES) has the potential to exploit the underlying parallel computational capability in today¹s multi-core simulation hosts, the author begins by reviewing the parallelization of discrete event simulation, identifying problems and solutions. She then describes out-of-order parallel discrete event simulation (OoO PDES), a novel approach for efficient validation of system-level designs by aggressively exploiting the parallel capabilities of todays¹ multi-core PCs. This approach enables readers to design simulators that can fully exploit the parallel processing capability of the multi-core system to achieve fast speed simulation, without loss of simulation and timing accuracy. Based on this parallel simulation infrastructure, the author further describes automatic approaches that help the designer quickly to narrow down the debugging targets in faulty ESL models with parallelism. Provides an introduction to electronic system-level (ESL) design, along with background on simulation execution semantics for ESL models; Discusses discrete event simulation, along with synchronous and out-of-order parallel discrete simulation approaches, including the underlying data structure, the scheduling algorithm, and the predictive static code analysis technique; Includes guidelines for choosing among different simulation and diagnosis approaches for models with different features; Presents the model analysis approaches to increase the observability for parallel ESL model development Exemplaires (1)
Code-barres Cote Support Localisation Section Disponibilité FTM35728 621.621.5.507 Livre magasin d'ouvrages 621.621.5 Electro. Exclu du prêt